

# **DSPLab**

# **Hardware Manual**

**Second Edition**  
**Kyanoosh Shafaei**

**DSPgig.com**

**Copyright © 2019 Kyanoosh Shafaei.**

All rights reserved. No part of this publication may be reproduced, distributed, or transmitted in any form or by any means, including photocopying, recording, or other electronic or mechanical methods, without the prior written permission of the author, except in the case of brief quotations embodied in critical reviews and certain other noncommercial uses permitted by copyright law. For permission requests, write to the publisher, addressed “Attention: Permissions Coordinator,”.

Registered at Library of Congress.

Second printing edition 2019.

[kshafaei@dspgig.com](mailto:kshafaei@dspgig.com)

[www.dspgig.com](http://www.dspgig.com)

## **IMPORTANT NOTICE**

DSPgig, Inc. reserves the right to make changes to its products or to discontinue any product or service without notice. Customers are advised to obtain the latest version of relevant information to verify that the data being relied on is current before placing orders. DSPgig, Inc. warrants performance of its products and related software to current specifications in accordance with DSPgig's standard warranty. Testing and other quality control techniques are utilized to the extent deemed necessary to support this warranty. Please be aware that the products described herein are not intended for use in life-support appliances, devices, or systems. DSPgig does not warrant nor is DSPgig liable for the product described herein to be used in other than a development environment. DSPgig, Inc. assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does DSPgig warrant or represent any license, either express or implied, is granted under any patent right, copyright, or other intellectual property right of DSPgig, Inc. covering or relating to any combination, machine, or process in which such Digital Signal Processing development products or services might be or are used.

## **WARNING**

This equipment is intended for use in a laboratory test environment only. It generates, uses, and can radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to subpart J of part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment in other environments may cause interference with radio communications, in which case the user at his own expense will be required to take whatever measures necessary to correct this interference.

# Contents

<b>CONTENTS</b> .....	<b>I</b>
<b>PREFACE</b> .....	<b>VIII</b>
1) Introduction .....	<b>Error! Bookmark not defined.</b>
2) Who should read the book?.....	<b>Error! Bookmark not defined.</b>
3) Why is DSPLab hardware inside an aluminum box? <b>Error! Bookmark not defined.</b>	
4) Why does DSPLab hardware choose TMS320VC5509A as the processor? .....	<b>Error! Bookmark not defined.</b>
5) Chapters introduction .....	<b>Error! Bookmark not defined.</b>
6) What is not covered? .....	<b>Error! Bookmark not defined.</b>
<b>CHAPTER 1</b> .....	<b>1</b>
Hardware Design .....	1
1) Introduction .....	2
2) Step1: Choosing the DSP processor .....	2
3) Step2: Power supply .....	3
4) Step3: Clock circuit.....	5
4.1) <i>Crystal</i> .....	6
4.2) <i>Crystal oscillator IC</i> .....	7
4.3) <i>Advanced PLL</i> .....	8
5) Step 4: Reset .....	8
6) Step 5: JTAG .....	9
7) Step 6: Bootloader for a stand-alone application. ....	10
7.1) <i>Choosing bootload</i> .....	11
7.2) <i>Extra pull-up and pull-down</i> .....	11
8) Conclusion.....	11
<b>CHAPTER 2</b> .....	<b>13</b>
JTAG Connection .....	13
1) Introduction .....	14

2) Hardware .....	17
3) JTAG Connection to DSP board .....	18
4) Connect to Eclipse-based CCS .....	19
4.1) JTAG connection for CCS version 4 and higher .....	19
4.2) 'Gel' file .....	23
5) JTAG Setting for DSPLab .....	25
6) Connect to CCS 3.3 and older .....	26
<b>CHAPTER 3 .....</b>	<b>27</b>
PLL .....	27
1) What is PLL? .....	28
2) The frequency range of the board .....	28
3) The clock multiplier inside TMS320VC5509A: .....	29
4) Details of the clock generator in TMS320C5509A .....	31
4.1) CLKMD bits .....	35
4.2) PLL_ENABLED (bit 4) .....	35
4.3) PLL MUL and PLL DIV (bits 5 to 11 of the CLKMD) .....	35
4.4) bits IOB (bit 13) .....	35
4.5) bits IAI (bit 14) .....	36
5) Lock Time: .....	36
6) Pin CLKOUT and frequency division: .....	36
7) maximum CPU operating frequency .....	38
8) An assembly program to set up PLL .....	38
9) Use CSL to set up PLL .....	40
10) Conclusion .....	41
<b>CHAPTER 4 .....</b>	<b>43</b>
Digital IO Port .....	43
1) Introduction .....	44
2) The input port .....	44
2.1) Input Port Design .....	46
2.1.1) TMS320VC5509A external bus address .....	48
2.2) Read Enable or Output Enable .....	51
2.3) Input digital port design in DSPLab .....	52
2.4) The input port shares its address with the FLASH special register .....	54

3) Output port .....	54
3.1) <i>The output port address in the memory space</i> .....	56
4) Example code to access the output and input ports .....	57
4.1) <i>The first file (main.c):</i> .....	58
4.2) <i>The second file (Board_Initialize_C55x.asm):</i> .....	59
4.3) <i>Last file: COMMAND File (led.cmd)</i> .....	61
4.4) <i>How to access the digital ports without a command file?</i> .....	62
5) Conclusion.....	62
<b>CHAPTER 5 .....</b>	<b>65</b>
DSP+FPGA.....	65
1) Introduction .....	66
2) DSP + FPGA: Why and where? .....	66
3) Algorithm implementation in DSP+FPGA.....	67
4) How to connect DSP to FPGA?.....	68
4.1) <i>A serial connection</i> .....	68
4.2) <i>Parallel connection</i> .....	69
4.3) <i>High-speed serial connection</i> .....	70
5) DSPLab peripherals .....	70
6) DSPLab DAC design .....	72
6.1) <i>DAC_Sample register</i> .....	73
6.2) <i>DAC_Control register (Locked register)</i> .....	73
6.3) <i>DAC_Status register</i> .....	75
6.4) <i>DAC_Almost_Empty_Threshold register</i> .....	76
6.5) <i>DAC_Freq (Locked register)</i> .....	77
7) DSPLab ADC design .....	77
7.1) <i>ADC_Sample register</i> .....	78
7.2) <i>ADC_Control register (Locked register)</i> .....	79
7.3) <i>ADC_Status register</i> .....	81
7.4) <i>ADC_Almost_Full_Threshold register</i> .....	82
7.5) <i>ADC_Freq register(Locked register)</i> .....	83
8) The Lock register.....	84
9) UART design .....	85
9.1) <i>UART_Status register</i> .....	86
9.2) <i>UART_TX register</i> .....	88

9.3) <i>UART_RX register</i> .....	89
10) Timers and counters .....	89
10.1) <i>DSP_CLKOUT_Counter register</i> .....	90
10.2) <i>Timer_10usec registers</i> .....	91
11) Conclusion.....	91

## **CHAPTER 6.....93**

CODEC .....	93
1) Introduction .....	94
2) What is CODEC? .....	94
3) TLV320AIC12 profile .....	95
4) Code generator in CCS3.3 Software:.....	95
4.1) <i>Example: Programing CODEC connected to TMS320VC5509A</i> 96	
5) Setting CODEC parameters according to the datasheet .....	100
5.1) <i>ADC Setting</i> .....	100
5.1.1) Input Buffer Gain .....	100
5.1.2) Analog Input: .....	101
5.1.3) input circuit protection.....	102
5.2) <i>DAC settings</i> .....	103
5.2.1) Data Format.....	103
5.2.2) Output type (Output Driver Control).....	104
5.2.3) Differential output (Differential OUT2/3).....	105
5.2.4) Mute the output (Mute OUT2/3): .....	105
6) Communication settings in ‘Device Control’ .....	106
6.1) <i>I2C Address</i> .....	107
6.2) <i>‘Host Port Control’ setting</i> .....	107
6.3) <i>‘Power Down Mode’ setting</i> .....	107
6.4) <i>Enable ‘Software Reset’</i> .....	107
6.5) <i>Remove the digital filters (‘Bypass Filters’)</i> .....	108
6.6) <i>‘Bias Voltage’</i> .....	108
6.7) <i>‘DSP Serial Port’</i> .....	108
7) Sampling Configurations (TLV320AIC12 Configuration) .....	109
7.1) <i>‘Gain Setup’ slider</i> .....	110
7.2) <i>Frame Sync Setup</i> .....	110
7.2.1) Selecting P .....	110
7.2.2) The sampling frequency: .....	111

---

7.3) 'Test Mode' .....	112
7.3.1) 'Digital Loopback' .....	112
7.3.2) 'Analog Loopback' .....	113
7.4) <i>Sample Rate</i> .....	114
7.4.1) Async. Sampling Rate Factor ( FS/n) .....	114
7.4.2) OSR .....	114
8) Generating files .....	115
9) Summary of the generated files .....	116
9.1) <i>A summary of the application layer</i> .....	117
10) CODEC programming using files generated by 'Data Converter' 118	
10.1) <i>PLL Launch</i> .....	118
(10.1.1) Chip Type Definition .....	118
10.1.2) Create a new file .....	120
10.1.3) Include .....	120
10.1.4) PLL structure .....	120
10.1.5) 'Csl_Init' function .....	120
10.1.6) PLL start-up .....	121
10.2) <i>Interrupt operation</i> .....	121
10.2.1) Include file .....	122
10.2.2) Assembly interrupt vector file .....	122
10.2.3) Initialize interrupt .....	123
10.2.4) Define functions .....	124
10.3) <i>Zero out the output</i> .....	125
10.3.1) Define input and output buffers .....	125
10.3.2) Zero out the output buffer .....	126
10.4) <i>Initialize the code</i> .....	127
10.4.1) Include 'taic12_fn.h' .....	127
10.4.2) 'aic12_configure()' function .....	127
10.5) <i>Communicating with CODEC</i> .....	127
10.5.1) Reading .....	127
10.5.2) Writing to CODEC .....	129
10.6) <i>Processing the voice data</i> .....	130
11) The code for 'main.c' .....	131
12) Testing the CODEC hardware .....	132
12.1) <i>Analog Loopback code</i> .....	133
12.2) <i>Digital Loopback</i> .....	139
12.3) <i>Software Loopback test</i> .....	139



13) Why use code generation tool.....	140
14) Conclusion.....	140
<b>CHAPTER 7.....</b>	<b>143</b>
MMC.....	143
1) What is MMC? .....	144
2) Communication Protocols of MMC.....	144
2.1) Native Protocol.....	144
2.2) SPI Protocol .....	145
2.3) 5509 MMC hardware bug.....	146
2.4) MMC/SD hardware design.....	147
2.5) How to choose different protocols.....	147
3) Code example to read/write MMC.....	147
3.1) The full source code.....	148
3.2) Define chip type.....	150
3.3) Add csl5509a.lib library.....	151
3.4) Include files .....	151
3.5) Defining the variables associated with the MMC .....	151
3.6) Variables explanation .....	152
3.7) The initial configuration of the MMC.....	152
3.8) Creating input and output data buffer.....	153
3.9) the CSL_init() is always the first function .....	153
3.10) Initialization of input and output arrays .....	154
3.11) MMC commands .....	154
3.12) Identification of card type and configuration based on it....	155
4) References: .....	157
<b>CHAPTER 8.....</b>	<b>159</b>
External Memory.....	159
1) Introduction: .....	160
2) What is DRAM? .....	160
3) RAM power supply.....	161
4) SDRAM for DSPlab 5509 board .....	162
5) 5509A memory size and SDRAM location.....	164
5.1) EBSR register .....	166

---

5.2) Avoid GPIO effect on the code.....	168
5.3) Latching SDRAM.....	169
6) Conclusion.....	171
<b>CHAPTER 9.....</b>	<b>173</b>
USB.....	173
1) Introduction.....	174
2) Use USB as a Bootloader.....	174
2.1) Set up the jumpers and reset the board.....	175
2.2) Find an appropriate driver for the Windows.....	176
2.3) Converting '.out' file to appropriate format.....	177
2.4) How to use USBIOAPP.EXE.....	180
2.5) Software communication with the driver.....	182
2.6) Change the configuration.....	183
2.7) Setting 'Pipes'.....	183
2.8) Open the Pipe.....	185
3) Use the USB port to transfer data.....	187
3.1) Set up a USB.....	187
3.2) Create a setup file for new USB software.....	189
3.3) Finish installing the new hardware.....	191
3.4) A Visual Studio project to talk to the USB board.....	191
3.5) More details about the code.....	192
4) Conclusion.....	197
<b>APPENDIX A.....</b>	<b>200</b>
CCS3.3 JTAG connection.....	200
1) JTAG connection for CCS 3.3 and older.....	201
1.1) Start 'Setup' processes inside CCS3.3.....	201
1.2) Connect to the board.....	205

# Preface

## 1) Introduction

DSPLab is a training package for TI-DSP processors. This book is one of five documents that comes with DSPLab. It focuses on hardware training for TI-DSP. Each chapter starts with hardware design and ends with the software required for one sample hardware.

The processor used in DSPLab hardware is from the 55xx family, and as a result, the code example in this book is for the specific processor used in DSPLab. But the hardware design is not specific to a single family and is more about all major families (such as 2000, 5000, and 6000). The goal is to teach the students how to read the schematics, which come from different DSP families, and design their first DSP hardware.

Each chapter is about one of the peripherals and how to design hardware and software. The software approach changes in every chapter in order to teach a new technique or tool. The book is all about giving students the experience they need to start a real system design. It is not about copying a schematic from another design.

## 2) Who should use this book?

The first step in DSP training is learning the software. Therefore, it is highly recommended that this book is used after review of the “DSPLab User’s manual.” Hardware design is not for everybody; some students have more passion for hardware, and will often have more experience. Although DSP hardware design is recommended for those who have designed at least one digital hardware before, even if this is your first hardware design, you are reading the right book.

### 3) Why is DSPLab hardware inside an aluminum box?

Both hardware and software for TI-DSP can be complicated. Showing complex hardware to the students who have just come to the lab to learn DSP does not help them to learn DSP at all. Instead, it just creates fear and pushback.

DSPLab hides the complex hardware from the students in their first step of DSP learning. After students get familiar with the software, then they can switch their attention to hardware.

In addition, DSPLab hardware is designed to be part of the DSP laboratory for years to come and so should be kept safe. The DSPLab is not a replacement for other DSP hardware. It is intended to be used in the DSP laboratories for the first 50 hours of the lab, and then students can switch to different hardware platforms for their final projects.

### 4) Why does DSPLab hardware use TMS320VC5509A as the processor?

Consider a laboratory for an intel core-i7 processor. If someone has no previous knowledge of intel processors, a good start is to first learn older generation processors such as 8086 or 80386 or Pentium. Going through each new generation and learning the upgrades to that family creates the foundation for learning more advanced systems. This is also true for beginners who want to learn the TI-DSP processor. A good starting point is a family with all the foundations which is not too complicated. The 55xx family does not have the complexities of the c6xxx family, while still being a powerful processor.

With a little patience, students will soon learn enough to switch to the best hardware for their target application.

### 5) Chapter introductions

‘Chapter 1: Hardware’ is about the basics of DSP hardware design. It covers a minimum system design for DSP hardware.

‘Chapter 2: JTAG’ introduces the JTAG connection and software setting for JTAG.

‘Chapter 3: PLL’ is for DSP core clock design.

‘Chapter 4: Digital IO port’ shows how to design an external digital input or output, which is even easier to use than the internal GPIOs.

‘Chapter 5: DSP+FPGA’ explains how to connect an FPGA to a DSP. The FPGA can be used as a powerful coprocessor for a DSP. The chapter also covers some examples of mixed FPGA and DSP designs for ADC, DAC, and more.

‘Chapter 6: CODEC’ is mostly about an example of a CODEC design for a DSP and also covers what is inside a CODEC.

‘Chapter 7: MMC’ shows the design of an MMC connection to a DSP and how to use TI packages to access the MMC.

‘Chapter 8: External Memory’ explains why most of the complexity of memory design is in PCB, not in the schematic. It also has code examples for memory initialization.

‘Chapter 9: USB’ is an example of another standard peripheral and how standard software can be used for that peripheral.

## 6) What is not covered?

The Signal Integrity(SI) and the Power Integrity(PI) analysis are needed for some very high-frequency signals. These are part of the PCB design and are not part of this document.

This book tries to cover as much as possible in less than 200 pages, but we recognize it is far from perfect. Please share your ideas with us, and we will do our best to cover more in future editions.



# *Chapter 1* Hardware Design

DSP Gig Co.  
Kvanoosh Shafaei

## 1) Introduction

DSP hardware design is always a tough challenge. There are many resources available that can help with hardware design. TI and some other companies such as Spectrum Digital have many free schematics for different hardware. Use these schematics always is a good start for the beginners and even professionals. However, understanding the DSP hardware design is very important to be able to use the available resource properly.

In this chapter, we discuss a bare minimum system that has only one DSP processor. Many DSP processors have internal memory and a JTAG interface. A processor, memory, and a tool to load the code into memory are the three main minimum requirements for a minimum embedded system.

Put the hardware design knowledge in one place is not easy. In each step of hardware design, there are multiple options and tradeoffs. This chapter is intended for students who have never designed DSP hardware. This chapter can be used as a checklist for each step of the hardware design.

## 2) Step1: Choosing the DSP processor

In any DSP system, choosing the right processor can save designer time and effort. There is always a tendency to choose more advanced DSP, but whatever choosing, it is better to be from famous DSP processors. Especially for the beginners, selecting a DSP which is already used by many other designers provides them with many resources. That means going to the TI Web site and choosing from the list of the processors is *not* a recommended method for the beginners. Instead, it is better to look for any processor that already has a development board in TI<sup>1</sup> or Spectrum Digital<sup>2</sup> website. These processors are being used by other designers, which means there are many technical resources available for them.

---

<sup>1</sup> - [www.ti.com](http://www.ti.com)

<sup>2</sup> - [www.spectrumdigital.com](http://www.spectrumdigital.com)





A dark blue vertical bar runs down the left side of the page. A blue arrow points to the right from the bar, positioned above the chapter title.

## ***Chapter 2*** **JTAG Connection**

A series of thin, dark blue, curved lines resembling wavy grass or reeds originate from the bottom left corner and extend upwards and to the right.

DSP Gig Co.  
Kvanoosh Shafaei

## 1) Introduction

JTAG is always needed when debugging the code for DSP processors. The JTAG for TI DSP processors is a board, which in most cases, utilizes a 14-pin connection<sup>1</sup> to communicate with the DSP processor. The communication standard is IEEE 1149.1<sup>2</sup>, which is employed by many other companies to build JTAGs. Be careful that the JTAG of no other company can be used to communicate with the TI DSP processors. For many years, TI has created professional JTAGs for debugging and communicating between the computer and processor, and CCS can only use these JTAGs to exchange data with TI processors. Figure 1 illustrates a 14-pin JTAG communication.

TMS	1	2	TRST
TDI	3	4	GND
PD (V <sub>CC</sub> )	5	6	no pin (key) <sup>†</sup>
TDO	7	8	GND
TCK_RET	9	10	GND
TCK	11	12	GND
EMU0	13	14	EMU1

**Figure 1: The JTAG 14-pin connector for the TI DSP board and the pins name**

The JTAGs made for the DSPs are divided into three categories:

### A-Series 560

This is the most complete and advanced JTAG built for TI DSPs with the highest connection speed. With this JTAG, it is always possible to increase or decrease the JTAG communication speed<sup>3</sup> with the board. This feature is

<sup>1</sup> - For TI processors 10, 20, and 60 pins version of JTAG connection is also available. Each processor usually supports one of these standard connections. There are few processors that support multiple connections like 60 and 14 pins.

<sup>2</sup> - IEEE 1149.1 is an industry-standard to test PCB and allow on-chip debugging. Many manufacturers have used this standard for the JTAG interface. Although many companies use this standard for hardware debugging, their JTAG is not compatible with each other, and each manufacturer usually has its own JTAG.

<sup>3</sup> - The JTAG has a dedicated input clock pin (TCK\_RET) to synchronize data transfer to the board. Also, it has an output clock pin (TCK). By default, the output clock of JTAG must be shorted to the JTAG input clock inside the target board. This means the





# ***Chapter 3***

## **PLL**

DSP Gig Co.  
Kvanoosh Shafaei

## 1) What is PLL<sup>1</sup>?

PLL is an analog circuit that can convert a low-frequency clock to higher frequencies in DSPs. In many DSP, there is an internal PLL. Because DSPs usually work with high-speed clocks (higher than 100 MHz to several GHz), it is hard to make a circuit to generate these high frequencies outside the chip. For this reason and some other practical reasons, it is better to use a low-frequency crystal and then, by the help of internal PLL, multiply the crystal frequency to a higher (or even lower) frequency. Thus, changing the processor frequency can be done by the software. This is a handy feature. For example, in many low power applications, the software needs to dynamically change the CPU clock and run DSP with different frequencies.

This chapter is the only chapter that the internal registers are explained with more details. This may look like the datasheet of 5509A, but the registers are explained from a more practical point of view. The goal is to show how the clock circuit of a processor works and what the programmer needs to consider. This is also the first example of programming a peripheral. So both assembly and C (CSL) methods are explained.

Due to the project limited time, usually, there is a tendency to skip reading some documents. PLL is one of the easiest peripherals in the DSP, but here, we want to show, it is important to read the datasheet carefully, even for a simple peripheral.

## 2) The frequency range of the board

There are two crystal oscillators<sup>2</sup> inside the mainboard. One of the crystal oscillators generates 12.5 MHz (XTL1), and the other one is not soldered (XTL2). The 12.5 MHz oscillator is directly connected to TMS320VC5509A (central processor), CODEC, and FPGA. That means always after reset, the operating frequency of the DSP is 12.5 MHz. The second crystal oscillator

---

<sup>1</sup>- Phase Lock Loop

<sup>2</sup>- Combination of a Crystal and an oscillator circuit is called crystal oscillator.



# *Chapter 4*

## **Digital IO Port**

DSP Gig Co.  
Kyanoosh Shafaei

## 1) Introduction

DSPLab has one 8-bit digital input and one 8-bit digital output. Access to these ports is easy: Both have an address in memory. For example, writing to digital output is done by writing to a specific address in memory. It is very similar to accessing a variable in memory. The only difference between the port address and the variable address is that there are multiple port addresses for each physical port. In other words, each variable has one address in memory, but each port has multiple addresses. This is due to the hardware design of the board and is a common practice to have less complicated hardware.

In this chapter, the hardware design is explained, and then the software code to access the port is shown. The goal of this chapter is to show how to add a simple IO port to a DSP hardware using the EMIF(external memory interface).

## 2) The input port

The input port in the DSPLab board is connected to 8 keys and 8 LEDs. The port is also connected to a connector called 'In' (which is not accessible by the user).

The reason the following details are explained here is to provide an example of how to design a Digital Port in the actual hardware. Using the 'In' connector will void the warranty of the DSPLab and is not recommended at all.

In the following figure, the place of LEDs and the connector of the Input port (In) are shown. The next board is not physically accessible by the user and is located inside the DSPLab aluminum box. Only the Keys and LEDs are accessible from the front left side of the box.







# ***Chapter 5***

## **DSP+FPGA**

DSP Gig Co.  
Kvanoosh Shafaei

## 1) Introduction


Inside DSPLab hardware, there are two DSPs and two FPGAs. The user only has access to one of the DSPs. The other DSP and two FPGAs are for creating essential peripherals such as ADC, DAC, UART, Image, PLL, and timers. On the top side of the DSPLab aluminum box, the schematic for most of the peripherals is shown.

Designing DSP and FPGA hardware is beyond the scope of this book, but in this chapter, some of the benefits of a mixed DSP & FPGA hardware are explained. Also, all the registers and their programming are covered.

## 2) DSP + FPGA: Why and where?

To answer this question, we should compare the two languages use for DSP and FPGA. The C language is currently used in almost all embedded programming software. It has a rich standard library and lots of custom libraries. On the other side, the HDL languages, such as VHDL or Verilog, are for hardware design and can simulate what traditionally done by other hardware. Having programmable hardware (HDL) and software ( C ) in one platform can open new doors to new possibilities.

For example, assume a high-frequency bandlimited signal is sampled by a very high-frequency ADC (next picture).



*Figure 1: A simple combination of DSP and FPGA*

Because the signal is bandlimited, it can be downsampled before being processed. Downsampling is just a simple filter, but because it works on a high



A dark blue vertical bar runs down the left side of the page. A blue arrow points horizontally to the right from the bar, positioned in the upper third of the page.

# ***Chapter 6***

## **CODEC**

## 1) Introduction

One of the main applications for DSP Processors is audio signal processing. DSPs are idle for audio signals. They have many special instructions for basic and some advanced signal processing algorithms.

This chapter focuses on minimum audio processing hardware. Audio processing hardware needs at least a processor and an analog frontend to interface to analog voice signals.

The code generated in this chapter (an automated code generator) is a perfect example of how professionals write their codes to program peripherals. This code here is a perfect example of a well-structured code for firmware development.

## 2) What is CODEC?

CODEC<sup>1</sup> is a two-way analog to digital converter. A CODEC has ADC<sup>2</sup> for incoming and DAC<sup>3</sup> for outgoing analog voice. Many audio systems have two-way audio communication. In a typical audio system, there is a need to generate an audio signal and simultaneously sampling and processing another audio signal. CODEC is a complete circuit for audio frontend. A CODEC has an input filter to remove high frequencies, an analog to digital converter, a digital to analog converter, and an analog output filter.

---

<sup>1</sup> - Compression / DECompression (usually for audio signal)

<sup>2</sup> - Analog to Digital Converter

<sup>3</sup> - Digital to Analog Converter





# ***Chapter 7***

## **MMC**

## 1) What is MMC?

MultiMediaCard (MMC) is a flash memory card. Typically, an MMC is used as storage media for a portable device, in a form that can easily be removed for access by a PC.

Secure Digital (SD) is a flash (non-volatile) memory card format suitable for large storage. MMC and SD cards differ in their physical size, capacity, and usage. While MMCs are compatible with a standard SD card slot, but SD card cannot be used in an MMC slot. That means hardware capable of accessing the SD card can also read MMC. TMS320VC5509A can read and write both MMC and SD cards.

## 2) Communication Protocols of MMC

two protocols are available to access a MultiMediaCard (MMC) by DSP:

- 1- Native Protocol
- 2- SPI Protocol

### 2.1) Native Protocol

This protocol can be utilized for both MMC and SD memories. In MMC, data are transmitted and received through one data line while SD card benefits from 4 parallel data lines, which improves data speed.


MMC uses only 3 pins in Native protocol:

- 1- CLK: is an output pin that provides the MMC clock.
- 2- CMD: is for command exchange and is Input-Output-High impedance (I/O/Z) pin.
- 3- DAT0: is considered as the data transmission line and is Input-Output-High impedance (I/O/Z) pin.

These pins are illustrated in Figure 1.






A dark blue vertical bar runs down the left side of the page. A blue arrow points horizontally to the right from the bar, positioned in the upper third of the page.

# ***Chapter 8***

## **External Memory**



## 1) Introduction:

One of the main parts of DSP hardware is its external memory. Usually, signal processing algorithms require a lot of memory, but the internal memory of the DSP processors rarely exceeds one megabyte. For example, the 5509 has 256 KB of internal memory, which is among the largest in the 5000 series. However, in many applications, this memory is not enough. In many projects, due to the high capabilities of the DSP processor, a large part of the applications is executed on the DSP processor. A small team of two or three engineers can easily consume this memory in less than a year.

For this reason, in many cases, it is necessary to add a high-speed auxiliary memory to the board. The speed of this memory should be close to the DSP processor speed, else the memory access would be slowed down. Two types of memory can be connected to the External Memory InterFace (EMIF) of TMS320VC5509A: SRAM and DRAM. The DRAM is recommended due to its higher speed.

In this chapter, an external memory hardware design is reviewed. Then the required software to initialize the memory interface is explained. The purpose of this chapter is to show how to begin designing an external memory for a DSP board.

## 2) What is DRAM<sup>1</sup>?

The first semiconductor memory came to market was SRAM<sup>2</sup>. SRAM memory is one of the most popular memories used in various systems. This memory can hold written information until the memory power is not unplugged. After SRAM, DRAM<sup>3</sup> came to market. DRAM needs refreshing to keep

---

<sup>1</sup> - Dynamic RAM

<sup>2</sup> - NASA first used SRAM in the ILLIAC IV supercomputer in 1973. They use an 8 bytes SRAM chip from Fairchild and build 16k bytes memory card.

<sup>3</sup> - The first DRAM came to commercial computers in 1976 by Trade Ministry(a Japanese company). It was so successful and threaten American memory suppliers that caused some political dispute between US and Japan.





# ***Chapter 9***

## **USB**

## 1) Introduction

There is a USB connector inside the board which is connected to the USB port of the TMS320VC5509A processor. The port is a convenient interface for PC connection. To set up a USB port, in addition to the code running on TMS320VC5509A, an application must be written in the Windows environment, which talks to the USB port.

The easiest way to load the code into DSP memory is JTAG. However, USB can also load the code. The only drawback is the lack of debugging. In this chapter, first using USB for loading the code into DSP memory is shown. Then more details on how to transfer data between PC and DSP board using USB port are explained.




DSPLab hardware has two USB ports. One at the back for JTAG connection and one on the top of the box, which is connected directly to the USB pins of the TMS320VC5509A. This chapter explains how to use the second USB port.

In this chapter, first, USB loads a program into DSP memory (similar to JTAG), and then USB is used to transfer packets between DSP and PC.

## 2) Use USB as a Bootloader

TI has created a software called 'USBIOAPP.EXE' to load the code into DSP memory. This program first finds the DSP board connected to the USB port and then loads the application from the computer hard disk to the board. The 'USBIOAPP.EXE' simply sends the code from the computer to the USB port. On the other side, there is a code running in TMS320VC5509A that receives the file from the USB port and then copies it into DSP memories. This process is described step by step.



A dark blue vertical bar runs down the left side of the page. A blue arrow points to the right from the bar, positioned horizontally across the upper middle section of the page.

# ***Appendix A***

## **CCS3.3 JTAG connection**

A series of dark blue, curved lines resembling grass or reeds grow from the bottom of the vertical bar on the left side of the page.

DSP Gig Co.  
Kyanoosh Shafaei



**NOTE**

The DSPLab hardware has an embedded JTAG and can not connect another JTAG to it. This Appendix is for using an old version of JTAGs with any available hardware. Many old JTAGs can not be used with new version of CCS( CCS4 and above).

## 1) JTAG connection for CCS 3.3 and older

In this Appendix, the JTAG setup process for an older version of CCS (CCS3.3 and older) is explained.

Before buying a new JTAG, first, make sure it is compatible with the older version(e.g., CCS3.3). Usually, many new JTAGs are not compatible with the older version anymore. Also, it is important to install the SETUP file that comes with the JTAG before proceeding to the next step. For non-TI JTAG, usually, there is a Setup file.

Then, connect the JTAG to the computer via a USB cable. When the ‘Found New Hardware’ window appears, specify the JTAG driver from the JTAG CD/DVD.

Now make sure Windows detects the new hardware correctly and finds all drivers.

### 1.1)Start ‘Setup’ processes inside CCS3.3

Run the CCS3.3 software Setup<sup>1</sup> by clicking on the following icons.



Setup CCStudio v3.3.Ink

*Figure 1: The icon for running Setup in CCS version 3.3 and older*

---

<sup>1</sup> - This is the CCS Setup software and is different than the Setup file(\*.exe) which is for JTAG installation and is part of the JTAG setup process.

